Cadence Hiring For Design Engineer I
Design Engineer I
RTL Design Engineer for DDR Memory Controller IP development team.
Expected to technically Lead the DDR Controller project mainly including architecture, design and implementation.
Position is based in Bangalore.
The role would include the design and support of the RTL of the DDR Memory Controller solution of Cadence.
The work involved will be working with the existing RTL, the addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring the design is clean for LINT and CDC design guidelines.
Last date to Apply:
Contact person Name: